

## Novel surface passivation technique for GeSn alloy using GeO<sub>2</sub> atomic layer deposition

Yoshiki Kato<sup>1</sup>, Mitsuo Sakashita<sup>1</sup>, Masashi Kurosawa<sup>1</sup>, Osamu Nakatsuka<sup>1,2</sup> and Shigehisa Shibayama<sup>1</sup>

<sup>1</sup>Graduate School of Engineering, Nagoya University,

<sup>2</sup>Institute of Materials and Systems for Sustainability (IMaSS), Nagoya University  
y-kato@nagoya-u.jp

### Introduction

GeSn alloy semiconductor is a promising material for optical and electronic devices that can be monolithically integrated on Si ultra-large-scale integrated circuit platforms. We recently demonstrated room-temperature operation of resonant tunneling diodes (RTDs) based on GeSn/GeSiSn heterojunctions, with particular focus on crystal growth technology [1]. To further improve device performance, however, it is essential to establish a GeSn surface passivation technology that can effectively suppress surface leakage current. This requires both the reduction of interface state density ( $D_{it}$ ) and control of the surface potential. In this study, we investigated the potential of GeO<sub>2</sub> as a passivation layer, owing to its well-known low  $D_{it}$  at the metal-oxide-semiconductor (MOS) interface [2]. We developed an atomic layer deposition (ALD) process using tetra-ethoxy germanium and ozone as precursors. Using this process, we demonstrated that ALD-grown GeO<sub>2</sub> is a promising candidate for surface passivation of GeSn-based devices.

### Experimental Procedures

After chemical cleaning of n-type Ge(001) substrate (1.11–2.41  $\Omega\cdot\text{cm}$ ),  $\sim 200\text{-nm}$ -thick undoped Ge<sub>0.948</sub>Sn<sub>0.052</sub> epitaxial layer and  $\sim 2\text{-nm}$ -thick Si-cap layer were grown at 150 °C using molecular beam epitaxy. The undoped GeSn epitaxial layer usually exhibits p-type conduction owing to the acceptor-like defect [3]. Then, mesa structures were fabricated by photolithography and reactive ion etching. Subsequently, a  $\sim 7\text{-nm}$ -thick GeO<sub>2</sub> layer and a  $\sim 50\text{-nm}$ -thick Al<sub>2</sub>O<sub>3</sub> layer were deposited by ALD-method at 200 °C as the passivation layer. Following the formation of the passivation layer, the post O<sub>2</sub> annealing (POA) was performed at  $T_{\text{POA}}=300\text{--}400$  °C for 30 min. Finally, contact holes were etched through the Al<sub>2</sub>O<sub>3</sub>/GeO<sub>2</sub> layers, and Al electrodes were deposited on both the top and bottom by vacuum evaporation. The current-density–voltage ( $J$ – $V$ ) characteristics of the fabricated p-GeSn/n-Ge diodes were measured.

### Results and Discussion

Figure 1 shows the thickness of the GeO<sub>2</sub> layer on a Ge substrate as a function of the number of ALD cycles. The thickness increased linearly with the number of cycles, and a sufficiently high growth per cycle (GPC) of 0.35 Å/cycle was successfully achieved, which is consistent with previously reported values for GeO<sub>2</sub> ALD [4].

Figure 2 shows the  $J$ – $V$  characteristics of p-GeSn/n-Ge diode. The introduction of an ALD-GeO<sub>2</sub> layer followed by POA was found to reduce the reverse current density. Detailed discussion of the results will be given during the presentation. Here, we evaluated the temperature dependence of  $J$ – $V$  characteristics and the insulator/semiconductor interface properties based on the electrical characteristics of MOS capacitors. These results indicate that ALD-GeO<sub>2</sub> passivation combined with POA is generally effective for improving the performance of devices such as GeSn-based RTDs, as well as light-emitting and light-detecting applications.

### Acknowledgement

This study was partly supported by JST-SPRING (JPMJSP2125), JST-PRESTO (JPMJPR21B6), and JST-CREST (JPMJCR21C2).

### References

- [1] S. Torimoto, Y. Kato *et al.*, ACS Appl. Electron. Mater. **7**, 7688 (2025). [2] C. H. Lee *et al.*, ECS Trans. **19**, 165 (2009). [3] O. Nakatsuka *et al.*, Jpn. J. Appl. Phys. **49**, 04DA10 (2010). [4] C. M. Yoon *et al.*, Chem. Mater. **30**, 830 (2018).




Figure 1 GeO<sub>2</sub> thickness as a function of ALD cycles, with the ALD process conditions presented in the graph.




Figure 2  $J$ – $V$  characteristics of p-GeSn/n-Ge diodes passivated by Al<sub>2</sub>O<sub>3</sub> and Al<sub>2</sub>O<sub>3</sub>/GeO<sub>2</sub>. The electrode diameter is 280  $\mu\text{m}$ .