

# 強誘電体 AlScN 膜と酸化インジウムチャネルを用いた FeFET の試作

## Fabrication of FeFET with ferroelectric AlScN film and In<sub>2</sub>O<sub>3</sub> channel

東京科学大<sup>1</sup>, 国立中山大<sup>2</sup> °Lin Jia-Hong<sup>1,2</sup>, Kuo Ting-Tzu<sup>1,2</sup>, Chen Si-Meng<sup>1</sup>,

西田 宗史<sup>1</sup>, Li An<sup>1</sup>, 星井 拓也<sup>1</sup>, 若林 整<sup>1</sup>, Chang Ting-Chang<sup>2</sup>, 角嶋 邦之<sup>1</sup>

Science Tokyo<sup>1</sup>, National Sun Yat-sen Univ<sup>2</sup>, °Jia-Hong Lin<sup>1,2</sup>, Ting-Tzu Kuo<sup>1,2</sup>, Si-Meng Chen<sup>1</sup>,

Hirofumi Nishida<sup>1</sup>, An Li<sup>1</sup>, Takuya Hoshii<sup>1</sup>, Hitoshi Wakabayashi<sup>1</sup>, Ting-Chang Chang<sup>2</sup>, Kuniyuki

Kakushima<sup>1</sup>

E-mail: jhlin880406@gmail.com

### Introduction

Artificial intelligence (AI) and the Internet of Things (IoT) have become popular topics. To process and store large amounts of data, low-power consumption memory devices are required. Ferroelectric field-effect transistor (FeFET), featuring fast read/write speed, is one of the most promising candidates [1]. AlScN, a recently demonstrated III-N ferroelectric material, typically exhibits extremely high remnant polarization ( $P_r$ ) along with low dielectric permittivity [2, 3]. Besides, In<sub>2</sub>O<sub>3</sub> has drawn attention for thin film transistors (TFT) owing to its high mobility and wide bandgap [4]. Both AlScN and In<sub>2</sub>O<sub>3</sub> can be processed below 400°C, and are compatible with the back-end-of-line (BEOL) process [3, 5]. In this work, we fabricated and characterized FeFETs with a ferroelectric AlScN layer and In<sub>2</sub>O<sub>3</sub> channel.

### Experimental methods

The FeFET device structure is shown in Fig. 1. A 20-nm-thick AlScN layer is deposited on top of the 10-nm-thick TiN gate electrode by sputtering. A 4-nm-thick Al<sub>2</sub>O<sub>3</sub> layer is grown by atomic layer deposition (ALD), followed by a 3 nm In<sub>2</sub>O<sub>3</sub> channel layer deposition by ALD. A TiN/W stack is deposited for Ohmic contact to the In<sub>2</sub>O<sub>3</sub> layer.

### Results and discussion

Fig. 2 delineates double sweep  $I_d$ - $V_g$  characteristic curves of the fabricated FeFET. A clear counterclockwise hysteresis was obtained with a memory window of 1.1 V, indicating the FeFET operation. An on/off ratio of 10<sup>9</sup> was achieved, owing to the bandgap of In<sub>2</sub>O<sub>3</sub>. The voltage needed for the operation was 5 V. Note that a MOSFET with a 10-nm-thick Al<sub>2</sub>O<sub>3</sub> layer without an AlScN layer, also shown in Fig. 2, exhibited a limited clockwise hysteresis, suggesting a decent interface property of Al<sub>2</sub>O<sub>3</sub>/In<sub>2</sub>O<sub>3</sub>.

### Conclusion

A FeFET with AlScN/Al<sub>2</sub>O<sub>3</sub>/In<sub>2</sub>O<sub>3</sub> structure is fabricated. Along with low operation voltage capabilities, a large memory window with a high on/off ratio was achieved. Compatibility with the CMOS process, this device holds great potential for development in next-generation memory technologies.

### Acknowledge

This work was supported by MEXT Initiative to Establish Next-generation Novel Integrated Circuits Centers (X-NICS) Grant Number JPJ011438.

### References

- [1] J. Ajayan et al., *Mater. Today Commun.* **35**, 105591 (2023). [2] S. Fichtner et al., *J. Appl. Phys.* **125**, 114103 (2019). [3] S. L. Tsai, et al., *Appl. Phys. Lett.* **118**, 082902 (2021). [4] J. Lee, et al., *Appl. Phys. Lett.* **113**, 112102 (2018). [5] M. Si, et al., *IEEE Trans. Electron Devices* **68**, 6605 (2021).




Fig. 1 Schematic diagram of the FeFET structure.




Fig. 2  $I_d$ - $V_g$  characteristic curves measured at  $V_d = 0.05$  V.