

SISPAD 2026 Program

Tentative program as of August 28, 2026 (subject to change)

Monday, September 28th, 2026

Opening (Main Hall, 4F)

9:00–9:10	Opening Remarks Hideki Minari (Sony Semiconductor Solutions Corp.)
9:10–9:25	Welcome Ceremony

Session PL: Plenary (Main Hall, 4F)

PL-01 (Invited) 9:25–10:10	Bridging Semiconductor Physics and Device Engineering: From Crystal Anisotropy to Efficient Quantum Transport Nobuya Mori ¹ (1. The University of Osaka)
PL-02 (Invited) 10:10–10:55	The EPFL Cryogenic MOSFET Model Farzan Jazaeri ¹ and Jean-Michel Sallese ¹ (1. Ecole Polytechnique Federale de Lausanne (EPFL))
PL-03 (Invited) 10:55–11:40	From Atom to System: Multi-scale Thermal, Mechanical, and Reliability Modeling of Advanced Packages for AI Xi-Wei Lin ¹ , Ti-Yung Lan ² , Kelly Morgan ¹ , Xiaopeng Xu ¹ , Soren Smidstrup ³ , Julian Schneider ³ (1. Synopsys Inc.; 2. Synopsys Taiwan; 3. Synopsys Denmark)

Lunch Break (11:40–13:00)

Session 1: Memory Devices (Room A1, 3F)

1-01 (Invited) 13:00–13:30	From Device Physics to Circuit Co-Design: Multi-Physics Modeling of Monolithic 3D CMOS-NEM Hybrid Circuits Woo Young Choi ¹ (1. Seoul National University)
1-02 13:30–13:50	Simulation Study on Scaling Limits of Z-direction Pitch in 3D Flash Memories: Toward the Sub-40 nm Regime Tatsuo Ogura ¹ , Yuma Hizume ¹ , Yuto Ozeki ¹ , Takayuki Kakegawa ¹ , Hiroshi Takeda ¹ , Takashi Kurusu ¹ , Tomohiro Oki ¹ , Katsuyuki Sekine ¹ (1. KIOXIA Corp.)
1-03 13:50–14:10	Vertical Channel-All-Around a-IGZO-FET Towards 2T1D eDRAM Design with Self-Boosted Storage-Node Voltage Wenxiang Tang ^{1,2} , Xufan Li ^{1,2} , Yue Zhao ^{1,2} , Xiaoyi Zhang ^{1,2} , Qingxiao Zhu ^{1,2} , Jingrui Guo ³ , Lingfei Wang ^{1,2} , Ling Li ^{1,2} (1. State Key Lab of Fabrication Technologies for Integrated Circuits, Institute of Microelectronics, Chinese Academy of Sciences; 2. University of Chinese Academy of Sciences; 3. School of Information Science and Engineering, Shandong University)
1-04 14:10–14:30	Compact Modeling of the Program Saturation Regime in Charge Trap Flash Memories Thomas Hellemans ^{1,2} , Devin Verreck ^{1,2} , Antonio Arreghini ¹ , Geert Van den Bosch ¹ , Maarten Rosmeulen ^{1,2} , Michel Houssa ^{2,1} , Jan Van Houdt ^{1,2} (1. Imec; 2. KU Leuven)
1-05 14:30–14:50	Enabling 4F² DRAM Junctionless Vertical Channel Transistors with Novel Oxygen Inserted Si Substrates – A TCAD Study Albert Lu ¹ , Madhav Raj ² , Hiu Yung Wong ² , Ilya Rumyantsev ¹ , Shuyi Li ¹ , Hideki Takeuchi ¹ (1. Atomera Inc.; 2. San Jose State Univ.)

Session 2: Carrier Transport (Room A2, 3F)

- 2-01**
13:10–13:30 **Three-Dimensional Quantum Transport in Nanosheet FETs: Effects of Contacts, Geometry, and Multi-Stacks**
Seungjin Lee¹, Soyeon Park¹, Seunghyun Song², Mincheol Shin¹ (1. Korea Advanced Inst. of Sci. and Tech.; 2. Samsung Electronics)
- 2-02**
13:30–13:50 **Alloy-scattering-limited Hole Mobility in SiGe: First-principles-based Multi-scale Approach**
Gyeongwon Roh¹, Yeongjun Lim¹, Mincheol Shin¹ (1. Korea Advanced Inst. of Sci. and Tech.)
- 2-03**
13:50–14:10 **Framework for Investigating Cryogenic Hole Mobility in Group-IV-Alloy Quantum Wells**
Siddhant Sushil Gangwal¹, Shunda Chen², Tianshu Li², Michael Povolotskyi³, Dragica Vasileska¹ (1. Arizona State University; 2. George Washington University; 3. Amentum Solutions)
- 2-04**
14:10–14:30 **Two-Particle Monte Carlo for TCAD: Fermionic Treatment of Electron–Electron Scattering**
Josef Gull¹, Hans Kosina¹ (1. TU Vienna, Inst. for Microelectronics)
- 2-05**
14:30–14:50 **Quantum Transport Simulation Considering Self-Energy for Surface Roughness in Nanosheet FETs**
Sung-Min Hong¹, Phil-Hun Ahn² (1. Gwangju Inst. of Sci. and Tech.; 2. Korea Advanced Inst. of Sci. and Tech.)

Coffee Break (14:50–15:20)

Session 3: Two-Dimensional Materials (Room A1, 3F)

- 3-01 (Invited)**
15:20–15:50 **Interface Modeling for TCAD Simulations of 2D Semiconductor Transistors**
Akiko Ueda¹ (1. AIST)
- 3-02**
15:50–16:10 **Deterministic Full-Band Boltzmann Equation Solver for 2D Materials**
Hendrik Christoph Andre Leenders¹, Josephine Faisst¹, Christoph Jungemann¹ (1. RWTH Aachen University)
- 3-03**
16:10–16:30 **Engineering of n-type Metal-TMD Contacts via Ferroelectric Polarization: an Ab-initio Transport Study**
Alessandro Pilotto¹, Daniel Lizzit¹, Marco Pala¹, David Esseni¹ (1. Univ. of Udine)
- 3-04**
16:30–16:50 **Full-Band Semi-Classical Monte Carlo Simulation of Layer Number-Dependent Hole Transport in W- and Mo-Based Transition Metal Dichalcogenides**
Donghyeok Lee¹, Sukhyeong Youn¹, Yoonhoo Ha², Jiwon Chang¹ (1. Yonsei Univ.; 2. Samsung Adv. Inst. of Tech., Samsung Electronics Co., Ltd.)
- 3-05**
16:50–17:10 **Strain-Dependent Electron Transport in Mono-, Bi-, and Trilayer MoS₂ and WS₂ Using Coupled First-Principles and Full-Band Semi-Classical Monte-Carlo Simulation**
Seongwoo Kang¹, Yoonhoo Ha², Ilgu Yoon¹, Jiwon Chang¹ (1. Yonsei Univ.; 2. Samsung Electronics Cop. Ltd.)

Session 4: Numerical Methods and Algorithms (Room A2, 3F)

- 4-01**
15:30–15:50 **Efficient Simulation of Gate Leakage Currents in Ultra-scaled Transistors from First Principles**
Mauro Dossena¹, Nicolas Vetsch¹, Alexander Maeder¹, Anders Winka¹, Vincent Maillou¹, Denghui Lu¹, Alexandros Nikolaos Ziogas¹, Jiang Cao¹, Mathieu Luisier¹ (1. Integrated System Laboratory (IIS), ETH Zürich, Switzerland)
- 4-02**
15:50–16:10 **Efficient STEM-EBIC Simulation Using an Adjoint Drift-Diffusion Model**
Chenyang Yu¹, Sebastian Schneider², Bernd Rellinghaus², Christoph Jungemann¹ (1. RWTH Aachen Univ.; 2. TUD Dresden Univ. of Tech.)

4-03 16:10–16:30	Harmonic Balance Boltzmann Equation Solver for Gunn Domains Christoph Jungemann ¹ (1. RWTH Aachen University)
4-04 16:30–16:50	Challenges of Drift-Diffusion Simulation for Device Characterization at 4.2 K Max Renner ¹ , Yu-Chen Chang ¹ , Tobias Linn ¹ , Joachim Knoch ¹ , Christoph Jungemann ¹ (1. RWTH Aachen Univ.)
4-05 16:50–17:10	A TCAD-Friendly Numerical Treatment of Bandtails in Cryogenic and Amorphous Oxide Semiconductors Mischa Thesberg ¹ , José María González-Medina ¹ , Zlatan Stanojević ¹ , Markus Kampl ¹ , Franz Schanovsky ¹ , Oskar Baumgartner ¹ , Markus Karner ¹ (1. Global TCAD Solutions GmbH)
Reception (18:00–20:00, Main Hall Foyer)	

Tuesday, September 29th, 2026

Session 5: Atomistic/Ab-initio Modeling (Room A1, 3F)

5-01 (Invited) 9:00–9:30	Atomistic Quantum Transport for the Ångström Era Philippe Blaise ¹ (1. Silvaco Inc.)
5-02 9:30–9:50	SCDMk Wannierization from AO Basis Sets Fabian Ducry ¹ , Aryan Afzalian ¹ (1. imec be)
5-03 9:50–10:10	Atomistic Insights into NH₃ Plasma-Induced Carbon Depletion and Nitrogen Incorporation in SiCOH Low-K Dielectrics Sefa Dag ¹ , El Mehdi Bazizi ¹ , Subi Kengeri ¹ , Rohit Gupta ¹ (1. Applied Materials, Inc.)
10:10–10:30	Break
5-04 10:30–10:50	First-Principles Electrostatic Embedding for Dielectric and Capacitance Analysis in Nonequilibrium 2D Devices Ryong-Gyu Lee ¹ , Juho Lee ¹ , Yong-Hoon Kim ¹ (1. Korea Advanced Institute of Science & Technology (KAIST))
5-05 10:50–11:10	Neural-Network-Based Effective-Mass Hamiltonians for Quantum Transport Geunseok Choi ¹ , Jooseok Kim ¹ , Gyeongwon Roh ¹ , Mincheol Shin ¹ (1. KAIST)
5-06 11:10–11:30	Thickness-Dependent Conductivity Scaling of B20-Type Chiral Topological Semimetals for Beyond-Cu Interconnect Applications Sukhyeong Youn ¹ , HyeukJin Han ² , Jiwon Chang ¹ (1. Yonsei Univ.; 2. Sungshin Women's Univ.)
5-07 11:30–11:50	DFT-NEGF Modeling of Surface Roughness Scattering in Ultra-Thin-Body Si Nanosheets Aryan Afzalian ¹ (1. imec)

Session 6: Process Simulation (Room A2, 3F)

6-01 9:30–9:50	Unified Lattice Kinetic Monte Carlo Model for Epitaxy, Etch and Reflow Processes for Advanced Semiconductor Device Architectures Alexander Schmidt ¹ , Kyungmi Yeom ¹ , Byounghak Lee ² , Marton Voeroes ² , Hiroyuki Kubotera ² , Woosung Choi ² , Anthony Payet ³ , Takeshi Nishimatsu ³ , Hiroo Koshimoto ³ , Joohyun Jeon ¹ , Seungmin Lee ¹ , Jaehoon Jeong ¹ (1. Samsung Electronics Co., Ltd; 2. Samsung Semiconductor Inc.; 3. Samsung Device Solutions R&D Japan)
--------------------------	--

6-02 9:50–10:10	A First-Principles Study of F₂ Selective Etching of Si/SiGe Stacks towards Sub-3 nm Node Transistor Manufacturing Qikai Zhao ^{1,2} , Junjie Li ¹ , Hua Shao ¹ , Rui Chen ¹ , Lado Filipovic ³ (1. State Key Lab. of Fabrication Technologies for Integrated Circuits, Institute of Microelectronics, Chinese Academy of Sciences; 2. School of Integrated Circuits, Univ. of Chinese Academy of Sciences; 3. CDL for Multi-Scale Process Modeling of Semiconductor Devices and Sensors, Institute for Microelectronics, TU Wien)
10:10–10:30	Break
6-03 10:30–10:50	Geometry-Agnostic Feature-Scale PEALD Model Philipp Haslhofer ¹ , Tobias Reiter ¹ , Alexander Toifl ² , Andreas Hössinger ² , Lado Filipovic ¹ (1. Institute for Microelectronics, TU Wien; 2. Silvaco Europe Ltd., Silvaco Inc.)
6-04 10:50–11:10	GPU-Accelerated Feature-Scale Process Simulation of CFET Structures Tobias Reiter ¹ , Lado Filipovic ¹ (1. Institute for Microelectronics, TU Wien)
6-05 11:10–11:30	Surrogate-Assisted Calibration of a DRIE Process Model Roman Kostal ¹ , Manuel Kleinbichler ³ , Stefano Di Nicola ⁴ , Lado Filipovic ^{1,2} (1. Inst. for Microelectronics, Tech. Univ. Vienna; 2. CDL for Multi-Scale Process Modeling of Semiconductor Devices and Sensors; 3. KAI Kompetenzzentrum Automobil- und Industrieelektronik GmbH; 4. Infineon Technologies Austria AG)

Lunch Break (11:30–13:00)

Session 7: Circuit Simulation and Compact Modeling (Room A1, 3F)

7-01 13:00–13:20	Compact Model of Intersubband Coulomb Scattering for FD-SOI Transistors Operating at Cryogenic Temperature Miltiadis Alepidis ¹ , Thomas Bédécarrats ¹ , Aurélie Bajolet ¹ , Benjamin Dormieu ² , Manohiaina Galal El Dine ² , Patrick Scheer ² , Issa Sidibe ³ , Bruna Cardoso Paz ³ , Sébastien Martinie ¹ (1. Univ. Grenoble Alpes, CEA, Leti, F-38000 Grenoble, France; 2. STMicroelectronics, Crolles, France; 3. Quobly, Grenoble, France)
7-02 13:20–13:40	A TCAD-SPICE Simulation Framework for Quantitative Evaluation of MOSFET Properties from SEM Transient Signals Yuika Kobayashi ¹ , Yohei Nakamura ¹ , Shinji Yamaguchi ² (1. Hitachi, Ltd.; 2. Hitachi High-Tech Corp.)
7-03 13:40–14:00	PrimeSim D2D: A Scalable, Machine Learning-assisted Data-Driven Modeling Framework for Fast DTCO Chien-Ting Tung Tung ¹ , Xiaohan Duan ¹ , Dehuang Wu ¹ , Joddy Wang ¹ (1. Synopsys, Inc.)

Session 8: Quantum Devices (Room A2, 3F)

8-01 13:00–13:20	Device-Consistent Simulation of Spin Exchange Interaction in Quantum Dots Using Green's-Function Method for Inhomogeneous Dielectric Environments Hidehiro Asai ¹ , Shota Iizuka ¹ , Junichi Hattori ¹ , Tsutomu Ikegami ¹ , Takashi Nakayama ¹ , Takahiro Mori ¹ (1. National Institute of Advanced Industrial Science and Technology (AIST))
8-02 13:20–13:40	Fast exchange energy simulation in Si spin qubits for point defect variability assessment Pierre-Louis Julliard ¹ , Pericles Philippopoulos ² , Tangui Aladjidi ¹ , Kilian Gruel ¹ , Etienne Nowak ¹ , Tristan Meunier ¹ (1. Corp. Quobly; 2. Corp. Nanoacademic)
8-03 13:40–14:00	Simulation of Two-qubit Gate Variability and Fidelity of Spin Qubits Built on Nanosheet Technology Trung Nguyen ¹ , Sarah Dweik ¹ , Hiu Yung Wong ¹ (1. San Jose State University)

Castle Walking Session (14:15–15:45)

Poster Session (16:00–18:00, Room A3+A4, 3F)

- P-01 Monte Carlo Simulation of the Silicon-Channel Thickness Dependence of Nanosheet Performance**
Fabian Bufler¹, Sylvain Baudot¹, Sheng Yang¹, Philippe Matagne¹, Naoto Horiguchi¹, Geert Hellings¹ (1. IMEC)
- P-02 Multi-subband Monte Carlo Simulation of Scaled Forksheet FETs**
Luca Donetti¹, Cristina Medina-Bailon¹, José Luis Padilla¹, Carlos Sampedro¹, Francisco Gamiz¹ (1. Nanoelectronics Research Group and CITIC, Univ. of Granada, Granada, Spain)
- P-03 Performance Analysis of Silicon GAA-NS-FETs**
Philippe Blaise¹, Daniel Lemus², Mark Townsend¹, Eric Guichard¹, Tillmann Kubis², Josef Weinbub¹ (1. Silvaco Inc.; 2. Purdue Univ.)
- P-04 Revealing New Leakage Paths in GAAFETs using Predictive First Principle Simulations**
Denis Mamaluy¹ (1. Sandia National Labs)
- P-05 Self-Heating and Radiation Hardness Studies of 3nm GAA-FET-Based SRAM with Different Substrate Isolation Techniques**
Albert Lu¹, Junipero Verbeke¹, Phil Oldiges², Reza Arghavani², Hiu Yung Wong¹ (1. San Jose State University; 2. Sandia National Laboratories)
- P-06 Circuit-to-Micromagnetics Analysis of Read Disturbance in Two-Terminal SOT-MRAM**
Md Nahid Haque Shazon¹, Cheng-Yu Lin¹, Azad Naeemi¹ (1. Georgia Institute of Technology)
- P-08 TCAD-Based Word Line Driver Optimization for NAND-type 3D Flash Memory Scaling**
Sudarshan Narayanan¹, Qinghua Zhao¹, Satoru Mayuzumi¹, Derek Dou¹, Chao Qin¹, Mohan Dunga¹ (1. Sandisk Technologies Inc.)
- P-09 Avalanche Breakdown in IGBT Corners with VLD Termination: Quantitative 3D TCAD Investigation**
Massimiliano Galvagno¹, Simone Dario Mariani², Paola Zuliani², Salvatore-Fabio Liotta³, Silvia Cannizzaro³, Gerardo Malavena¹, Christian Monzio Compagnoni¹, Alessandro Sottocornola Spinelli¹ (1. Politecnico di Milano; 2. STMicroelectronics; 3. STMicroelectronics)
- P-10 Physics-Informed Compact Modeling of Leakage and Breakdown in GaN-on-Si Devices**
Ilya Rumyantsev¹, Jeff Steinfeldt², Nyles Cody¹, Shuyi Li¹, Daniel Connelly¹, Marek Hytha¹, Robert J. Mears¹, Daniel Bailey³, Jonathan W. Anderson³, Edwin Piner³ (1. Atomera Inc.; 2. Sandia National Lab.; 3. Texas State Univ.)
- P-11 SOI PeDMOS R_{ON} -BV- I_{OFF} Tradeoff Optimization through TCAD Simulations**
Joris Lacord¹, Ayoub Boutayeb², Dominique Golanski², Sylvain Joblot², Fabienne Ponthenier¹ (1. CEA-Leti; 2. STMicroelectronics)
- P-12 Double-Gate LDMOS Transistors with Exceptional Figure-of-Merit Exceeding 700 kW/mm²**
Elham Mashhadi¹, William Gerard Vandenberghe², Sara Ghazvini², Ali Saadat³, Hal Edwards⁴, Sujatha Sampath⁴, Daniel Pham⁴ (1. The University of Texas at Dallas; 2. The University of Texas at Dallas; 3. Texas Instruments Inc.; 4. Texas Instruments Inc.)
- P-13 Unified TCAD Simulation Framework for InGaAs/InP Single-Photon Avalanche Diodes**
M. Saqlain Khan¹, Andreas Woerl¹, Frank Rutz¹ (1. Fraunhofer-Institute for Applied Solid State Physics IAF)
- P-14 Revisiting Random Dopant Fluctuation at Cryogenic Temperature: the Effect of Incomplete Ionization**
Huawei Tang¹, Yu Wu¹, Junjie Hao¹, Shaofeng Yu¹ (1. Fudan Univ.)

- P-15 Hot Carriers and Self-Heating Effects in FD-SOI Devices at Cryogenic Temperatures**
Bhargav Nallan Chakravartula¹, Ziyi Wang², Siddhant Gangwal¹, Katerina Raleva³, Dragica Vasileska¹, Michael Povolotskyi⁴ (1. Arizona State University; 2. onsemi; 3. University of St. Cyril and Methodius; 4. Amentum Solutions)
- P-16 DFT Modeling of O₂-Driven Fragmentation and Islanding from MoS₂ Nanoworms**
Suman Gora¹, Jay Singh¹, Medha Shukla¹, Arnab Datta¹ (1. Indian Institute of Technology (IIT) Roorkee)
- P-17 Modeling and Simulation of Exciton Dynamics in Transition Metal Dichalcogenides Heterostructures**
Rohit Ramesh Nimje¹, Athira S¹, Vignesh S¹, Ashutosh Mahajan¹ (1. Centre for Nanotechnology Research, Vellore Institute of Technology)
- P-18 Analytical SOT MRAM Modeling: From Deterministic to Fokker-Planck based Stochastic Switching**
Trisha Bhowmik^{1,2}, Maxwell Gama Monteiro¹, Siddharth Rao¹, Yang Xiang¹, Jan Van Houdt^{1,2}, Kristiaan Temst^{1,2}, Fernando Garcia Redondo¹, Gouri Sankar Kar¹ (1. Indus.; 2. Univ.)
- P-19 Quasi-Bound State Tunneling in GaN Devices using 2D NEGF with Supercell Mode-Space Method**
Heonseok Oh¹, Phil-Hun Ahn¹, Jooseok Kim¹, Mincheol Shin¹ (1. Korea Advanced Inst. of Sci. and Tech.)
- P-20 Semi-Classical Monte Carlo Simulation of Contact Geometry Effect on Source/Drain Junction Resistance in N-Type Si Fin and Nanosheet FETs**
Uiho Lee¹, Jaeyeon Kim¹, Jiwon Chang¹ (1. Yonsei Univ.)
- P-21 Carrier Density Dependent Transport in Monolayer WS₂**
Nils Vansteenvoort^{1,2}, Andrés Hidalgo², Gautam Gaddemane², Bart Sorée^{1,2}, Maarten L. Van de Put² (1. Univ. KU Leuven; 2. Inst. Imec)
- P-22 Lattice-Based Quantum Phonon Transport in FD-SOI Transistors**
David Mai¹, Dirk Schulz¹ (1. TU Dortmund University)
- P-23 FE-NEGF for Cryogenic Thermal Management**
Arnaud Lorin¹, Jing Li¹ (1. Univ. Grenoble Alpes, CEA, Leti)
- P-24 A Fokker-Planck Approach for Modeling Temperature-Dependent Two-Phase Switching Dynamics in Ferroelectrics**
Wei Zhang¹, Leming Jiao¹, Jianze Wang¹, Xiao Gong¹, Xuanyao Fong¹ (1. National Univ. of Singapore)
- P-25 Multi-Stage Etch Recipe Inverse Design: Bridging Expert Behavioral Cloning and Reinforcement Learning**
Jianming Guo¹, Mingqiang Geng¹, Zhengming Liu², Dianyu Qi¹, Dong Ni¹, Dawei Gao^{1,2} (1. Zhejiang Univ.; 2. Zhejiang ICsprout Semiconductor Co., Ltd.)
- P-26 Layer-by-layer Oxidation of HfSe₂ and Formation of Clean van der Waals Interfaces with 2D Semiconductors: A First-Principles Molecular Dynamics Study**
Joonho Park¹, Yong-Hoon Kim¹ (1. Korea Advanced Institute of Sci. and Tech.)
- P-27 Twisting in High Aspect Ratio Etching with Charging Effects as a Stochastic Mechanism**
Taishi Ikeda¹, Hisashi Kotakemori¹, Satoshi Nakamura¹, Kenta Yashima¹, Takumi Ohmura¹, Yasuyuki Kayama¹, YunTae Lee², Yukihide Tsuji², Shinwook Yi², Moon-Hyun Cha², Jaehoon Jeong² (1. Samsung Japan Corp.; 2. Samsung Electronics Corp.)
- P-28 Impact of Surface Charging on Feature Profile Evolution in 3D NAND Pillar Etching**
Siddharth Mohanty¹, Vatsal Thakor², Om Maheshwari¹, Nihar Ranjan Mohapatra¹ (1. Indian Inst. of Tech. Gandhinagar; 2. Nirma Univ.)
- P-29 Pulsed Bias Etching of Silicon Pillar Arrays: Experiment and Surface-Memory Simulation of Loading Control**
Jianming Guo¹, Zhengming Liu², Mingqiang Geng¹, Kunrun Song², Huiyun Jiang^{1,2}, Dong Ni¹, Dawei Gao^{1,2} (1. Zhejiang Univ.; 2. Zhejiang ICsprout Semiconductor Co., Ltd.)

- P-30 Experiment-Based Modeling of Wafer-to-Wafer Bonding for 3D Integration**
Hyuga Ishii¹, Takashi Shimura², Ryota Ogata¹, Hayato Kitagawa¹, Taisuke Yamamoto¹, Fumihiro Inoue¹
(1. Yokohama National University; 2. ESTECH Corp.)
- P-31 OPC+: GPU-Accelerated Lithography Simulation with Contour-Based Calibration and Unified Inverse Mask Optimization**
Po-Hsun Fang¹, Pokai Chang¹, Kuan-Hsun Wang¹, Zhi-Sheng Wang¹, Han-Xuan Huang¹, Shie-Yuan Wang¹, Peichen Yu¹ (1. National Yang Ming Chiao Tung Univ.)
- P-32 Multi-Phase-Field Modeling of Thin-Film Silicidation**
Christophe Pixius¹, Ferdinand Schulz¹, Sanjukta Chowdhury¹, Eberhard Baer¹, Christopher Straub¹, Andreas Rosskopf¹ (1. Fraunhofer IISB)
- P-33 SEMulator3D[®] Linking Deposition Process to Electrical Metrics-Accelerated WAT Learning**
Xing Qin¹, Tristan Yang¹, Deyong Kong¹, Xiaoqiang Wan¹ (1. Lam Research Corp.)
- P-34 SPER-Driven Dislocation Nucleation and Uphill Diffusion Modeling for Advanced Semiconductor Processing**
Chihak Ahn¹, Alexander Schmidt², Joohyun Jeon², Seungmin Lee², Woosung Choi¹, Jaehoon Jeong² (1. Samsung Semiconductor Inc.; 2. Samsung Electronics)
- P-35 Feature Charging During Cryogenic Plasma Etching**
Yeon Geun Yook¹, Chenyao Huang¹, Yifan Gui¹, Mark J. Kushner¹ (1. Univ. of Michigan)
- P-36 A Covariance Matrix Adaptation Evolutionary Strategy Parameter Extractor for BSIM-CMG**
Jen-Hao Chen¹, Ahtisham Pampori¹, Chenming Hu¹, Sayeef Salahuddin¹ (1. Univ. of California, Berkeley)
- P-37 An Accurate Temperature-Dependent Compact Model for Ferroelectric Capacitors**
Nandakishor Yadav¹, Phuoc Khang Nguyen¹, Maximilian Lederer¹, Jacob Syndikus¹, Tianren Zhang¹, David Lehninger¹, Konrad Seidel¹, Thomas Kaempfe¹ (1. Fraunhofer Institute for Photonic Microsystems IPMS Dresden)
- P-38 Comprehensive SPICE Compact Modeling of Split-Gate Embedded Flash Memory for Transient and Worst-Case Operation Failure Simulation**
Dongwoo Lim^{1,2}, Kiyoun Kim², Hyungcheol Shin¹ (1. Seoul National Univ.; 2. Samsung Electronics Co., Ltd.)
- P-39 SPICE Modeling Method of Reverse Recovery Based on TCAD Analysis**
Emiru Baba¹, Shigeru Nakajima¹, Tsuyoshi Kachi¹, Takuma Hara¹, Kozo Kinoshita¹ (1. Toshiba Electronic Devices & Storage Corporation)
- P-40 First-principles Calculation of Free Carrier Absorption in 4H-SiC**
Masahiko Matsubara¹, Enrico Bellotti¹ (1. Boston University)
- P-41 Low-temperature Enhancement of Quantum Hybridization-Induced Negative Differential Resistance in a Pb-free 1D Halide Perovskite**
Jeongwon Lee¹, Tae Hyung Kim¹, Juho Lee¹, Yong-Hoon Kim¹ (1. Korea Advanced Inst. of Sci. and Tech.)
- P-42 Multi-space Density Functional Simulations of WSe₂ p-n Junctions**
Hyeonjun Kang¹, Taehyung Kim¹, Juho Lee¹, Ryonggyu Lee¹, Yonghoon Kim¹ (1. Korea Advanced Institute of Sci. and Tech. (KAIST))
- P-43 Machine Learning Framework for the Inverse Design of Tight-Binding Parameters in Compound Semiconductors**
Kaito Seike¹, Shingo Sato¹ (1. Kansai University)
- P-44 A Machine-Learning Accelerated Atom-to-Transistor Simulation Framework**
Pratik Brahma¹, Krishna Bhattaram¹, Sayeef Salahuddin¹ (1. University of California, Berkeley)
- P-45 Physics-Enhanced LSTM Modeling of Electric Double-Layer Transistors**
Haoran Yang^{1,2}, Shuaidi Zhang^{1,2}, Yue Zhao^{1,2}, Ling Li^{1,2} (1. Inst. of Microelectronics, CAS; 2. Univ. of CAS)

- P-46** **Power–Performance Assessment of 48 nm Gate-Pitch CFETs Using Experimentally Calibrated Physics-Informed ANN Models**
Yu-Wen Xu¹, Yiming Li¹, Min-Hui Chuang¹, Yun Tai¹ (1. National Yang Ming Chiao Tung Univ.)
- P-47** **AI-driven TCAD Surrogate Modeling and Multi-Objective Optimization for Accelerated Technology Development**
Derek Dou¹, Sudarshan Narayanan¹, Qinghua Zhao¹, Chao Qin¹, Mohan Dunga¹ (1. Sandisk Tech., Inc.)
- P-48** **Accelerating Simulation of General Gate-All-Around Transistors via a Quasi-1D Model**
Gyubeen Kim¹, Kwang-Woon Lee², Sung-Min Hong² (1. Department of Semiconductor Eng., Gwangju Inst. of Sci. and Tech.; 2. Department of Electrical Eng. and Computer Sci., Gwangju Inst. of Sci. and Tech.)
- P-49** **Machine Learning Accelerated Geometry Optimization under External Electric Fields**
Yuanchen Chu¹, Guido Gandus¹, Kantawong Vuttivorakulchai², Marton Voeroes¹, Hong-Hyun Park¹, MinYong Jeong², Mohammad Ali Pourghaderi², Uihui Kwon², Yoon-Suk Kim², Seungmin Lee², Woosung Choi¹, Jaehoon Jeong² (1. TCAD lab, Samsung Semiconductor Inc.; 2. Computational Sci. and Engineering Team, Samsung Electronics)

Wednesday, September 30th, 2026

Session 9: Advanced CMOS Devices (Room A1, 3F)

- 9-01 (Invited)** **Efficient DC Simulation of Monolithic CFETs Using a Quasi-1D Approach**
9:00–9:30 Sung-Min Hong¹ (1. Gwangju Institute of Science and Technology)
- 9-02** **Impact of 4F2 DRAM Access Transistor Design on Floating Body Effect and Retention**
9:30–9:50 Ashish Pal¹, Lars P. Tatum¹, Rohit Gupta¹, El Mehdi Bazizi¹, Subi Kengeri¹ (1. Applied Materials)
- 9-03** **Multiscale Modeling of Channel Surface Roughness: Impact on Front-End-of-Line And Circuit Performance for Advanced Logic Technology**
9:50–10:10 Ning Yang¹, Pratik B. Vyas¹, Rohit Gupta¹, Ashish Pal¹, El Mehdi Bazizi¹, Subi Kengeri¹ (1. Applied Materials Inc.)
- 10:10–10:30 **Break**
- 9-04** **Impact of Thermal Expansion Mismatch-Induced NMOS Metal Gate Stress on MBCFET Performance**
10:30–10:50 Sung-Ho Kim¹, Sooyoung Park¹, Chang Ju Moon¹, Jong Su Kim¹, Jaehong Lee¹, Yoon-Suk Kim¹, Seung Hyun Song¹, Yonghee Park¹, Jaehoon Jeong¹ (1. Samsung Electronics Corp., Ltd.)
- 9-05** **Modeling of Soft Errors in CFET SRAM Using Machine Learning-Assisted Circuit Simulation**
10:50–11:10 Vanness Filbert Cierra¹, Yoshinari Kamakura¹ (1. Osaka Inst. Tech.)
- 9-06** **Low-Temperature Behavior in Silicon Nanowire n-FETs Studied by Atomistic NEGF**
11:10–11:30 Sanam Moslemi-Tabrizi², Peter Schvan², Philippe Blaise¹, Udit Kapoor¹, Daniel Lemus³, Tillmann Kubis³ (1. Silvaco Inc.; 2. Ciena Inc.; 3. Purdue Univ.)

Session 10: Defects, Reliability and Variability (Room A2, 3F)

- 10-01** **Multi-Scale Statistical Modeling of Random Telegraph Noise in Sub-Micrometer CIS**
9:10–9:30 Jae Ho Kim¹, Sungchul Kim¹, Yonghee Park¹, Jonhyun Go¹, Jae Hoon Jung¹ (1. Samsung Electronics)
- 10-02** **Antisite Disorder in the Native Oxide Insulator β -Bi₂SeO₅: A First-Principles Study**
9:30–9:50 Mina Bahrami Bahrami¹, Mohammad Rasool Davoudi¹, Dominic Waldhoer¹, Christoph Wilhelmer¹, Pedram Khakbaz¹, Theresia Knobloch¹, Michael Waltl¹, Tibor Grasser¹ (1. Institute for Microelectronics)

10-03 9:50–10:10	A Unified Physical Model for Bias Temperature Instability in OSFETs Yongjia Wang ¹ , Haotong Zhu ¹ , Jinghan Xu ¹ , Ligong Zhang ¹ , Jinfeng Kang ¹ , Xiaoyan Liu ¹ (1. Peking Univ.)
10:10–10:30	Break
10-04 10:30–10:50	Modeling the Memory Window Distribution in FeFETs Considering Grain Variability Kenichiro Sonoda ¹ , Shibun Tsuda ¹ , Tadashi Yamaguchi ¹ , Atsushi Amo ¹ , Eiji Tsukuda ¹ (1. Renesas Electronics Corp.)
10-05 10:50–11:10	Modeling Counterclockwise Current Hysteresis in Oxide Thin-Film Transistors Pranay Baikadi ¹ , Benius Dunn ¹ , Sara Ghazvini ¹ , Julia W. P. Hsu ¹ , William G. H. Vandenberghe ¹ (1. University of Texas at Dallas)
10-06 11:10–11:30	Disentangling Hysteresis in Emerging Transistors: Beyond Threshold Shifts to Area-Based Decomposition Mohammad Rasool Davoudi ¹ , Dominic Waldhoer ¹ , Mina Bahrami ¹ , Alexander Karl ¹ , Pedram Khakbaz ¹ , Axel Verdianu ¹ , Michael Walzl ¹ , Theresia Knobloch ¹ , Tibor Grasser ¹ (1. TU Wien (Technische Universität Wien))
10-07 11:30–11:50	First-Principles Evaluation of p-type Conductivity in Zn-Doped Bismuth Oxyselenide ($\text{Bi}_2\text{O}_2\text{Se}$) Christoph Wilhelmer ¹ , Tibor Grasser ¹ (1. TU Wien)

Lunch Break (11:30–13:00)

Session 11: Artificial Intelligence and Machine Learning (Room A1, 3F)

11-01 13:00–13:20	Atomistic Modeling of Mg-Ion Implantation into GaN using an Efficient Machine-Learned Interatomic Potential Yuki Ohuchi ^{1,3} , Robert Stella ^{2,3} , Sabine Leroch ^{2,3} , Lado Filipovic ^{2,3} (1. Advanced Technology Laboratory, Fuji Electric Corp. Ltd.; 2. CDL for Multi-Scale Process Modeling of Semiconductor Devices and Sensors; 3. Inst. for Microelectronics, TU Wien)
11-02 13:20–13:40	k-space resolved surrogate models for efficient inverse design of optical metasurfaces Damien Maitre ^{1,2} , Francesco Guadagnuolo ¹ , Jean-Philippe Banon ² , Maxime Darnon ² , Raphaël Clerc ² , Loumi Tremas ¹ , Mathys Le Grand ¹ , Adam Fuchs ¹ , Pascal Urard ¹ , Coumba Gaye ¹ , Olivier Jeannin ¹ , James Downing ¹ , Denis Rideau ¹ (1. STMicroelectronics; 2. Univ. Jean Monnet, CNRS, Institut d Optique Graduate School)
11-03 13:40–14:00	Physics-Informed Neural Networks for Stable Drift-Diffusion Simulation and Inverse Parameter Extraction in 2D Semiconductors Devices Satofumi Souma ¹ , Akiko Ueda ² (1. Kobe Univ.; 2. AIST)
11-04 14:00–14:20	A Deep Learning Framework for Fast, Unified Process and Device TCAD Simulation Konstantina Kovani ¹ , Greta Chiaravalli ¹ , Francesco Di Stefano ¹ , Michal Dyrek ¹ , Semin Kwak ¹ , Vamsi Spandan Arza ¹ , Ryota Hachiya ² , Yonggwi Cho ² , Hideki Minari ² , Jun Komachi ² , Shinya Yamakawa ² , Lorenzo Servadei ¹ (1. AI for Chip Design Team, Sony AI, Zurich; 2. Sony Semiconductor Solutions Corp., Tokyo, Japan)

Session 12: Thermal Transport and Electro-Thermal Modeling (Room A2, 3F)

12-01 13:00–13:20	A Novel 2.5D Thermal Coupling Model for Device/Metal Reliability Applications Jyun-Yan Kuo ¹ , Gary Lee ¹ , Kasa Huang ¹ , Jeffrey Tzeng ¹ , Y.S. Lin ¹ , S.H. Li ¹ , Y.L. Chang ¹ , H.P. Chien ¹ , P.C. Hsu ¹ , G.T. Lin ¹ , W.C. Chang ¹ , Eugene Chen ¹ , C. C. Lai ¹ , Tony Yu ¹ , M.H. Hsieh ¹ , Clement Huang ¹ , K.Y. Su ¹ , Jim Liang ¹ , K.W. Su ¹ , C.K. Lin ¹ (1. Taiwan Semiconductor Manufac. Company)
-----------------------------	---

12-02 13:20–13:40	Joule heating and thermal transport in 2D materials for device applications Zlatan Aksamija ¹ , Sylvester Makumi ¹ , Aidan Belanger ¹ (1. Univ. of Utah)
12-03 13:40–14:00	Monte Carlo Modeling of Phonon Drag Effects on Thermoelectric Transport in Silicon Nanostructures with doping modulation Jerome Saint-Martin ^{1,2} , Mohammad Ghanem ¹ , Raja Sen ³ , Jelena Sjakste ³ , Philippe Dollfus ¹ (1. Université Paris-Saclay, CNRS, Centre de Nanosciences et de Nanotechnologies; 2. Université Paris-Saclay, ENS Paris-Saclay, CNRS, SATIE; 3. Laboratoire des Solides Irradiés, CEA-DRF-IRAMIS, École Polytechnique)
12-04 14:00–14:20	Three-Dimensional Monte Carlo Simulation of Phonon Transport in Amorphous IGZO Thin-Film Transistors Chenglin Ye ¹ , Zhaoxing Yan ¹ , Haotong Zhu ¹ , Ligong Zhang ¹ , Yuanzhao Hu ¹ , Xiaoyan Liu ¹ (1. Peking Univ.)

Closing (14:30–14:45, Room A1, 3F)